View IDTCSP2510C_113276.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

IDTCSP2510C 3.3V PHASE-LOCK LOOP CLOCK DRIVER
0C TO 85C TEMPERATURE RANGE
3.3V PHASE-LOCK LOOP CLOCK DRIVER ZERO DELAY BUFFER
FEATURES:
* Phase-Lock Loop Clock Distribution for Synchronous DRAM Applications * Distributes one clock input to one bank of ten outputs * Output enable bank control * External feedback (FBIN) pin is used to synchronize the outputs to the clock input signal * No external RC network required for PLL loop stability * Operates at 3.3V VDD * tpd Phase Error at 133MHz: < 150ps * Jitter (peak-to-peak) at 133MHz: < 75ps @ 133MHz * Spread Spectrum Compatible * Operating frequency 25MHz to 140MHz * Available in 24-Pin TSSOP package
IDTCSP2510C
APPLICATIONS:
* SDRAM Modules * PC Motherboards * Workstations
The CSP2510C is a high performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The CSP2510C operates at 3.3V. One bank of ten outputs provide low-skew, low-jitter copies of CLK. Output signal duty cycles are adjusted to 50 percent, independent of the duty cycle at CLK. The outputs can be enabled or disabled via the control G input. When the G input is high, the outputs switch in phase and frequency with CLK; when the G input is low, the outputs are disabled to the logic-low state. Unlike many products containing PLLs, the CSP2510C does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost. Because it is based on PLL circuitry, the CSP2510C requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required, following power up and application of a fixed-frequency, fixed-phase signal at CLK, as well as following any changes to the PLL reference or feedback signals. The PLL can be bypassed for the test purposes by strapping AVDD to ground. The CSP2510C is specified for operation from 0C to +85C. This device is also available (on special order) in Industrial temperature range (-40C to +85C). See ordering information for details.
DESCRIPTION:
FUNCTIONAL BLOCK DIAGRAM
11 G 3 Y0 4 Y1 5 Y2 8 Y3 9 Y4
15 Y5 16 Y6 17 CLK 24 PLL 13 FBIN 21 AVDD 23 12 FBOUT Y9 20 Y8 Y7
0C TO 85C TEMPERATURE RANGE
1
c 1999 Integrated Device Technology, Inc.
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
OCTOBER 2000
DSC-5180/2
IDTCSP2510C 3.3V PHASE-LOCK LOOP CLOCK DRIVER
0C TO 85C TEMPERATURE RANGE
PIN CONFIGURATION
AGND VDD Y0 Y1 Y2 GND GND Y3 Y4 VDD G FBOUT 1 2 3 4 5 6 7 8 9 10 11 12
TSSOP TOP VIEW
ABSOLUTE MAXIMUM RATINGS(1)
Symbol VDD Rating Supply Voltage Range Input Voltage Range Voltage range applied to any output in the high or low state Input clamp current Terminal Voltage with Respect to GND (inputs VIH 2.5, VIL 2.5) 50 100 - 65 to +150 +150 mA mA C C Max -0.5 to +4.6 -0.5 to +6.5 -0.5 to VDD + 0.5 -50 50 Unit V V V mA mA
24 23 22 21 20 19 18 17 16 15 14 13
CLK AVDD VDD Y9 Y8 GND GND Y7 Y6 Y5 VDD FBIN
VI(1) VO(1,2) IIK (VI <0) IOK (VO <0 or VO > VDD)
Continuous Output Current IO (VO = 0 to VDD) VDD or GND TSTG TJ Continuous Current Storage Temperature Range Junction Temperature
NOTES: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. 2. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed. 3. The maximum package power dissipation is calculated using a junction temperature of 150C and a board trace length of 750 mils.
CAPACITANCE
Parameter CIN CO CL Description Input Capacitance VI = VDD or GND Output Capacitance VO = VDD or GND Load Capacitance Min. Typ. 5 6 30 Max. Unit pF pF pF

NOTE: 1. Unused inputs must be held HIGH or LOW to prevent them from floating.
RECOMMENDED OPERATING CONDITIONS
Symbol VDD, AVDD TA Power Supply Voltage Operating Free-Air Temperature Description Min. 3 0 Max. 3.6 +85 Unit V
C
2
IDTCSP2510C 3.3V PHASE-LOCK LOOP CLOCK DRIVER
0C TO 85C TEMPERATURE RANGE
PIN DESCRIPTION
Terminal Name CLK No. 24 Type I Description Clock input. CLK provides the clock signal to be distributed by the CSP2510C clock driver. CLK is used to provide the reference signal to the integrated PLL that generates the clock output signals. CLK must have a fixed frequency and fixed phase for the PLL to obtain phase lock. Once the circuit is powered up and a valid CLK signal is applied, a stabilization time is required for the PLL to phase lock the feedback signal to its reference signal. FBIN G FBOUT Y (0:9) 13 11 12 3, 4, 5, 8, 9, 15, 16, 17, 20, 21 AVDD AGND VDD GND 23 1 Power Ground Analog power supply. AVDD provides the power reference for the analog circuitry. In addition, AVDD can be used to bypass the PLL for test purposes. When AVDD is strapped to ground, PLL is bypassed and CLK is buffered directly to the device outputs. Analog ground. AGND provides the ground reference for the analog circuitry. Power supply Ground 2, 10, 14, 22 Power 6, 7, 18, 19 Ground I I O O Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be hard-wired to FBOUT to complete the PLL. The integrated PLL synchronizes CLK and FBIN so that there is nominally zero phase error between CLK and FBIN. Output bank enable. G is the output enable for outputs Y(0:9). When G is low, outputs Y(0:9) are disabled to a logic-low state. When G is high, all outputs Y(0:9) are enabled and switch at the same frequency as CLK. Feedback output. FBOUT is dedicated for external feedback. It switches at the same frequency as CLK. When externally wired to FBIN, FBOUT completes the feedback loop of the PLL. Clock outputs. These outputs provide low-skew copies of CLK. Output bank Y(0:9) is enabled via the G input. These outputs can be disabled to a logic-low state by de-asserting the G control input.
STATIC FUNCTION TABLE (AVDD = 0V)
Inputs G L L H H H CLK L H H L running Y (0:9) L L H L running Outputs FBOUT L H H L running
DYNAMIC FUNCTION TABLE (AVDD = 3.3V)
Inputs G X L L H H CLK L running H running H Y (0:9) L L L running in phase with CLK H Outputs FBOUT L running in phase with CLK H running in phase with CLK H
3
IDTCSP2510C 3.3V PHASE-LOCK LOOP CLOCK DRIVER
0C TO 85C TEMPERATURE RANGE
DC ELECTRICAL CHARACTERISTICS OVER OPERATING FREE-AIR TEMPERATURE RANGE(1)
Symbol VIK VIH VIL VOH Description Input Clamp Voltage Input HIGH Level Input LOW Level IOH = -100A HIGH Level Output Voltage IOH = -12mA IOH = -6mA IOL = 100A VOL II IDD IDD CPD IDDA
(3)
Test Conditions II = -18mA
VDD 3V Min. to Max. 3V 3V Min. to Max. 3V 3V 3.6V 3.6V 3.3V to 3.6V 3.6V AVDD = 3.3V
Min. 2 VDD - 0.2 2.1 2.4
Typ.
(2)
Max. - 1.2 0.8 0.2 0.8 0.55 5 10 500 14
Unit V V V V
10 10
LOW Level Output Voltage Input Current Supply Current Change in Supply Current Power Dissipation Capacitance AVDD Power Supply Current
IOL = 12mA IOL = 6mA VI = VDD or GND VI = VDD or GND, AVDD = GND, IO = 0, Outputs: LOW or HIGH One input at VDD - 0.6V, other inputs at VDD or GND
V A A A pF mA
NOTES: 1. For Industrial devices, operating free-air temperature = -40C to +85C. 2. For conditions shown as Min. or Max., use the appropriate value specified under recommended operating conditions. 3. For IDD of AVDD, see TYPICAL CHARACTERISTICS.
TIMING REQUIREMENTS OVER OPERATING RANGE OF SUPPLY VOLTAGE AND OPERATING FREE-AIR TEMPERATURE(1)
Min. Clock frequency fCLOCK Input clock duty cycle Stabilization time(2) 25 40% Max. 140 60% 1 ms Unit MHz
NOTES: 1. For Industrial devices, operating free-air temperature = -40C to +85C. 2. Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLK. Until phase lock is obtained, the specifications for propagation delay, skew, and jitter parameters given in the switching characteristics table are not applicable.
4
IDTCSP2510C 3.3V PHASE-LOCK LOOP CLOCK DRIVER
0C TO 85C TEMPERATURE RANGE
SWITCHING CHARACTERISTICS OVER OPERATING RANGE OF SUPPLY VOLTAGE AND OPERATING FREE-AIR TEMPERATURE, CL = 30pF(1)
VDD = 3.3V 0.3V Parameter (2) tPHASE error tPHASE error - jitter(3) tSK(o)
(4)
From (Input) 100MHz < CLK < 133MHz CLK = 133MHz Any Y (133MHz) CLK = 133MHz CLK = 133MHz
To (Output) FBIN FBIN Any Y Any Y or FBOUT Any Y or FBOUT Any Y or FBOUT Any Y or FBOUT
Min. - 150 - 50
Typ.
Max. 150 50 150 75 55 2.1 2.7
Unit ps ps ps ps % ns ns
- 75 45 0.8 0.8
Jitter (cycle-cycle) (peak-to-peak) Duty cycle reference (5) tR tF

NOTES: 1. For Industrial devices, operating free-air temperature = -40C to +85C. See PARAMETER MEASUREMENT INFORMATION. 2. The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed. 3. Phase error does not include jitter. 4. The tSK(O) specification is only valid for equal loading of all outputs. 5. See TYPICAL CHARACTERISTICS.
5
IDTCSP2510C 3.3V PHASE-LOCK LOOP CLOCK DRIVER
0C TO 85C TEMPERATURE RANGE
PARAMETER MEASUREMENT INFORMATION(1)
From Output Under Test 50% VDD Input C L =30pF (2) 500 tPHASE
ER ROR
3V 0V VOH 2V 0.4V VOL tR tF
2V Output or FBIN 0.4V
50% VDD
Load Circuit and Voltage Waveforms
CLK
FBIN
tPHASE
ERROR
CLK
Y CL = 30pF (2) 500 on each Y output
CSP2510C
FBOUT
FBIN CF
FBOUT Any Y tSK(o)
PCBTRACE Any Y
Any Y tSK(o)
Phase ERROR and Skew Calculations (3,4)
NOTES: 1. All inputs pulses are supplied by generators having the following characteristics: PRR 100MHz ZO = 50, tR 1.2 ns, tF 1.2 ns. 2. CL includes probe and jig capacitance. 3. The outputs are measured one at a time with one transition per measurement. 4. Phase error measurements require equal loading at outputs Y and FBOUT. CF = CL - CFBIN - CPCBTRACE; CFBIN 6pF.
6
IDTCSP2510C 3.3V PHASE-LOCK LOOP CLOCK DRIVER
0C TO 85C TEMPERATURE RANGE
TYPICAL CHARACTERISTICS
Phase Error vs Clock Frequency AVDD and VDD = 3.3V Ta = 25C
200
150
100
50 Time (ps)
0 25 -50 50 66 100 133 150
-100
-150
-200 Clock Frequency (MHz)
Analog Supply Current vs. Clock Frequency AVDD and VDD = 3.3V Ta = 25C
16
14
12
Analog Current (mA)
10
8
6
4
2
0 25 50 66 100 133 150 Clock Frequency (MHz)
7
IDTCSP2510C 3.3V PHASE-LOCK LOOP CLOCK DRIVER
0C TO 85C TEMPERATURE RANGE
TYPICAL CHARACTERISTICS (CONT.)
Output Duty Cycle vs Clock Frequency AVDD and VDD = 3.3V Ta = 25C
55
53
Duty Cycle (%)
51
49
47
45 25 50 66 100 133 150 Clock Frequency (MHz)
Jitter vs Clock Frequency Avcc and Vcc = 3.3V Ta = 25C
100 90 80 70 60 Jitter (ps) 50
Peak to Peak
40 30 20 10
Cycle to Cycle
0 50 66 100 133 140 150 Clock Frequency (MHz)
8
IDTCSP2510C 3.3V PHASE-LOCK LOOP CLOCK DRIVER
0C TO 85C TEMPERATURE RANGE
ORDERING INFORMATION
IDTCSP XXXXX Device Type XX Package X Process
Blank I PG PGG 2510C
0C to +85C (standard) -40C to +85C (Industrial) Thin Shrink Small Outline Package TSSOP - Green Phase-Lock Loop Clock Driver
CORPORATE HEADQUARTERS 2975 Stender Way Santa Clara, CA 95054
for SALES: 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com
for Tech Support: logichelp@idt.com (408) 654-6459
9

▲Up To Search▲

Price & Availability of IDTCSP2510C

	To Download IDTCSP2510C Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .